



@HDL SELECTED BY AZUL SYSTEMS

Azul Deploys @HDL Functional Verification

Products for Development of Advanced Chip Design

Milpitas, CA June 1, 2004 ---@HDL, Incorporated, a leading vendor of electronic design automation solutions for semiconductor design and verification, today announced that Azul Systems is now incorporating @HDL products for the development of an advanced technology chip design. Azul Systems is a venture-backed, pioneering technology company focused on specialized data center infrastructure, located in Mountain View, California. Both the @Verifier and @Designer products have been deployed throughout the Azul hardware engineering team since project inception.

"Our team carefully investigated the vendors in the functional verification area, looking especially for tools that could significantly reduce our simulation debug time and raise our overall verification productivity. We selected the @HDL family of products and have been very satisfied with their overall functionality and excellent technical support. The powerful simulation oriented graphical debugging analysis capabilities of @Designer combined with the automatic assertion extraction and clock analysis features of @Verifier have allowed our team to find more bugs earlier in the RTL development stages," stated Scott Sellers, Vice President of Hardware Engineering, CTO and co-founder of Azul.

"We are very pleased to be working with Azul, a premier Silicon Valley start-up that is truly pushing the technology envelope. It is a good endorsement of our product development strategy, focused on delivering the most powerful graphical debugging environment for simulation users combined with a comprehensive assertion-based verification flow," stated Tarak Parikh, @HDL Vice President of Product Engineering.

@HDL DAC2004 NEWS RELEASE

@Designer and @Verifier Products

The @Designer and @Verifier products from @HDL have demonstrated to be highly effective in accelerating the task of functional verification for leading-edge SoC and ASIC design teams worldwide. Notable @HDL installations include Cisco, Raza Microelectronics, Renesas and Toshiba, which have seen significant verification productivity improvements in their SoC and ASIC projects.

@Designer delivers an extensive feature set to significantly improve RTL and gate-level debugging of simulation results. With its advanced support for design, assertion and testbench debugging, it has emerged as the technology leader in graphical debugging, working in conjunction with the most widely used logic simulators, including ModelSim, NC/Incisive, and VCS. Powerful debug features available beyond those traditionally provided by other vendors include incremental cone viewing and refinement with value annotation, automatic mnemonic extraction and display, expression viewer, execution tracing and memory content tracing and break-pointing without explicit dumping of memory contents.

The @Verifier family is the industry's most comprehensive assertion-based verification product available today, with support for both PSL and SystemVerilog. The family includes @Verifier-DP for distributed processing on existing simulation server farms and @Verifier-ZX, adding the powerful formal solvers based on the IBM RuleBase technology. @Verifier helps designers and verification engineers to quickly find bugs earlier in the design cycle by incorporating some of the latest advancements in technologies ranging from formal solver algorithms, to design and space reduction techniques, and extensive support for multiple clock domain verification and analysis.

About @HDL

@HDL is an electronic design automation (EDA) company focused on accelerating functional verification of SoC and silicon IP designs. The @Verifier, @Verifier-DP, @Verifier-ZX, @Designer and @Designer-PRO products deliver significant verification productivity improvement, through system-level design analysis and debugging, automatic formal model checking, and tight integration with existing RTL simulation environments. Supporting both the Accellera PSL and SystemVerilog assertion languages, @HDL delivers an effective assertion-based verification product suite to its customers, including such companies as AMD, Cisco, Fujitsu, OKI Semiconductor, SiNett, Raza Microelectronics, Renesas and Toshiba.

@HDL is a member of the Cadence (NYSE: CDN) Connections Program, the Mentor Graphics (NASDAQ:MENT) Value Added Partners program and the Synopsys (NASDAQ: SNPS) in-Sync Program. For more information, call (408) 433-9997, visit www.atHDL.com or email to info@atHDL.com.

For More Information Contact:

Richard Curtin (@HDL) (408) 433-9997 ext. 115 rcurtin@atHDL.com

@HDL, Incorporated, 1900 McCarthy Boulevard, Suite 207, Milpitas, California 95035